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Chapter 1
The Smart grid
The electric power system enterprise has witnessed many recent de-
velopments that not only revived interest in research and develop-
ment but also resulted in significant socio-economic benefits to the
community at large. The increased awareness of the environmen-
tal impact and the carbon footprint of all energy sources, including
electric power production, have given impetus to the growth and
adopting of renewable as well as alternative energy. The advent of
power system deregulation and the move away from the vertically
integrated utility business model is a second important development
that shaped the direction of electric power technology. The very pro-
tagonist of this new paradigm is the so called smart grid.
The concept was given different names, such as intelligent grid, grid
wise, EPRI’s Intelligrid, and others. While defining the term may
initially appear to be illusive, there is almost unanimous agreement
that the smart grid is a dynamically interactive real-time infrastruc-
ture concept. A possible way of defining it may be [1]:
“A Smart Grid is one that incorporates information
and communications technology into every aspect of elec-
tricity generation, delivery and consumption in order to
minimize environmental impact, enhance markets, improve
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reliability and service, and reduce costs and improve effi-
ciency”
Despite that, looking at the literature a lot of different definitions can
be found. A recent study (RIFERIMENTO A "Canadian Electricity
Association, “The smart grid”") showed that the overall common
point is the integration of Automation, Communication and Power
electronic in the grid. In the same article a more precise and concise
definition than the latter is given:
“The smart grid is a suite of information based ap-
plications made possible by increased automation of the
electricity grid, as well as the underlying automation it-
self; this suite of technologies integrates the behaviour
and actions of all connected supplies and loads through
dispersed communication capabilities to deliver sustain-
able, economic and secure power supplies.”
What all of this means is a major shift from the present power sys-
tem, the so called dumb grid, to a system able to adress the require-
ments of the environment, market, utilities, and consumers. This
envisioned new grid is expected to provide a high service standard
based on advanced technologies and new control and operational
concepts, e.g., distributed energy resource (DER) units, sensors, au-
tomated meters, information and communication technologies (ICT)
and control and power management strategies.
1.1 Micro grids
Microgrid and its various forms can be considered and exploited
as the main building block of the smart grid: it can be defined as
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an electrical entity that facilitates high depth of penetretion of DER
units and relies on ICTs and advanced control/protection strategies.
Roughly speaking a microgrid is a cluster of DERs and controllable
loads that can work, both in grid connected mode and in stand alone
mode (islanded from now on), able to conduct policies of Demand
and Response with other microgrids. The strategies that are em-
ployed in order to make such a system work are based on the use
of communication, status monitoring of the microgrid and external
informations such as market signals. The advantages that are ex-
pected to occur in the transition from a dumb grid to this “grid of
micro grids” are the following:
∙ Higher robustness and resilience to damage, given the possibil-
ity of switching to island mode whenever a fault should occur
∙ It exploits efficiently the DER units that are now placed ex-
tremely near to the feeders, providing an averall higher effi-
ciency
∙ Fast reaction times to faults due to the massive use of commu-
nications and monitoring technologies
∙ New economic possibilities given the chance of Demand and
Response Policies
Arguably, the integration of renewable DERs, energy storage and
demand-side resources is the largest new frontier for the transition to
happen, in particular when these sources are connected to the smart
grid via inverters: several technical issues need to be adressed in
order to maximise the aforementioned benefits [7].
Synchronization One of the most important problems in renewable
energy and smart grid integration is how to synchronise the inverters
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with the grid. There are two different scenarios : one is before con-
necting an inverter to the grid and the other is during the operation.
If an inverter is not synchronised with the grid or another power
source, to which it is connected, then large transient currents may
appear at the time of connection, which may cause damage. De-
pending on the control strategies adopted, the information needed
can be any combination of the phase, the frequency and the voltage
amplitude of the grid.
Power flow control A simple reason for integrating renewable DERs
and energy storage into a grid is to inject power to the grid. This
should be done in a controlled manner. Naturally this is done via
directly controlling the current injected into the grid. Another op-
tion is to control the voltage difference between the inverter output
voltage and the grid voltage. As a result there are current controlled
strategies and voltage controlled strategies. First ones are easily im-
plemented but, since the voltage and the frequency are not control-
lable they may cause stability issues, especially if the share of power
into the grid is significant [7]. The latter are more difficult to control
but can take part in the regulation of system voltage and frequency,
which is very important when the penetration level of DERs, stor-
age, etc. reaches a certain level.
Power quality control Power quality is the set of electrical properties
that may affect the proper function of electrical systems. It is used
to describe the electric power that drives an electrical load. Without
proper power quality, an electrical device may malfunction, fail pre-
maturely or not operate at all. A major power quality issue in micro
grid application is the harmonics in the voltage provided by the in-
verters and the current injected into the grid, which can be caused
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by the PWM switching effect, and the load current.
Other issues might be considered as well, such as Neutral line provi-
sion, Fault ride-through and Anti-islanding algorithms. These topics
won’t be further discussed in this work.
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1.2 Loccioni micro grid
In figure 1.1 is shown the Leaf Community, an example of microgrid
that is being developed by the Loccioni group at their headquarter in
Angeli Di Rosora, that comprehends two hydroelectric plants, four
fields of solar panels and, at this moment, one storage battery. This
thesis has been developed in collaboration with them and has dealt
with the following points:
∙ Analysis of state of the art researches in the micro grids field
∙ Development of a Matlab/Simulink model of the Loccioni mi-
cro grid.
∙ Analysis and simulation of real time control algorithms for is-
landed micro grids
∙ Gap analysis of an industrial inverter for micro grid-ready con-
trol
∙ Development of simulated algorithms in a PLC environment
In chapters 2 and 3 the control system is described. Simulations
are provided for each controller proposed. In chapter 4 the simulink
model of the microgrid is described, the simulations of the whole
system are shown and the issues with the current inverters are pro-
vided. Lastly in chapter 5 the previous controllers are implemented
in a PLC environment.
10
Figure 1.1: The Leaf Community
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Chapter 2
Inverters control
The main element that allows different sources of energy to be com-
bined togheter is the power inverter: an electical device able to trans-
form the input vultage into a sine wave with controllable frequency
and amplitude. It needs to be said that the inverter does not work
like an amplifier: it does not produce any power, it simply exploits
the input DC source and manipulate it in order to obtain the desired
waveform.
2.1 State-space model of the inverter
In figure 2.1 is shown the single phase circuit that transforms a
generic DC signal into the desired sine wave and that will be used as
mathematical model throughout this thesis. It needs to be stressed
that the model that will be epxploited is a Voltage Source Inverter
(VSI from now on). For a Current Source Inverter (CSI from now
on) we would need to slightly change the feedback signals and the
output signals.
From a control theory point of view the controlled inputs are the
signal that command the switches, u, while the measured outputs
are the current iL flowing on the inductor L and the voltage across
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the capacitance C, v0. The output current, io, is treated as an external
disturbance.
Figure 2.1: Power stage of a single phase inverter
It follows that a three phase inverter can be described by the fol-
lowing equations (the pedix "abc" refers to the three phases of an
electric system, so that xabc = [xa xb xc]T ):
x˙ = f (x,u,d)
with
x =
[
iLabc
v0abc
]
u = uabc
d = i0abc
f (x,u,d) =
1L(Vinuabc− v0abc− rLiLabc1
C
(iLabc− i0abc)
 (2.1)
In which uabc ∈ {1,0,−1}3 and dVindt = 0. We will also assume
that the feedback signals are
h(x) =
[
iLabc
v0abc
]
= x (2.2)
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and that the output signals are
z(x) = v0abc (2.3)
The controllable input uabc, is chosen over time so that ⟨Vinuabc⟩ =
Esin(ωt) with ⟨·⟩ being the average operator over one switching
cycle. In figure 2.2 is shown how this can be performed using a
classis Pulse Width Modulation (PWM) techique; of course, in order
to obtain the desired sine wave, an LC filter is employed in order to
eliminate the higher order harmonics generated by the PWM. These
considerations allow us to consider the following average model:
⟨x˙⟩=
−
rL
L
−1
L
1
C
0
⟨x⟩+
1L
0
⟨Vinu⟩+
 0
− 1
C
⟨d⟩ (2.4)
to which, if we can control ⟨Vinu⟩ (and we can) it is possible to
apply to this system the control theory framework to obtain the de-
sired output [2].
In what follows it will be shown a comparison between PID con-
trollers and internal model based controllers for the VSI architec-
ture, at the end of the chapter some hints about the CSI architecture
will be given.
2.2 Voltage Source Inverters
A VSI is an inverter in which the output voltage vabc0 follows a ref-
erence signals. This is in general accomplished by using two control
loops: a fast inner loop that regulates the current iabcL and an outer
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Figure 2.2: The average of the signal equals the sine wave over every switching
period
Figure 2.3: Control scheme of a VSI inverter
loop that regulates the voltage vabc0. In figure 2.3 is shown the block
diagram of this control strategy.
It also needs to be stressed that in general when dealing with three
phase inverters, it is a common habit to rely on the so called Clarke
transformation that reduces the channels to control from three to
two, simplifying the tuning. This transformation is limited to bal-
anced loads and has the disadvantage of making a lot of techniques,
such as poles assignment and root locus, a lot more difficult to ap-
ply. For this reason, despite the wide use of it in literature, in this
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work we will consider three phases, each one controlled indipen-
dently from each other. References on the Clarke transformation
can be found in [7].
In order to test the control schemes described below, a simulink
model for an inverter has been developed. In figure 2.4 such a model
is shown; numerical values and a more accurate description can be
found in chapter 4.
Figure 2.4: Simulink model of an inverter
The different controllers will be compared based on performance
obtained on this model.
2.2.1 PID controllers
The following controller espression is taken into consideration:
PID(s) = kp+ ki
1
s
+ kd
N
1+N
1
s
. (2.5)
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Chosen N = 100 we want to tune the six parameters of the two PID
controllers to make v0abc(t) to track the following signal:
vre f (t) =

367sin(2pi50t)
367sin(2pi50t+
2
3
pi)
367sin(2pi50t− 2
3
pi)

This has been accomplished implementing a genetic algorithm that
uses as fitness function
F =
3
∑
j=1
T
∑
i=0
(vre f j(i)− v0 j(i))2 (2.6)
with T being the simulation time. Selecting a population of 50 indi-
viduals, with T = 1 second and 13616 iterations the algorithm con-
verges to the following values:
kpi = 5.2367
kii = 5.4884
kdi = 11.296
kpv = 1.3319
kiv = 1.0927
kdv = 0.1050
The tracking performance is shown in figure 2.6 and the normalized
error is shown in figure 2.5 (the number considered are the errors
committed by the individuals with the lowest fitness value per itera-
tion).
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Figure 2.5: Error committed over iterations
In order to better understand how good this controller actually
performs, we take into consideration the Total Harmonic Distor-
tion(THD) of the Capacitor voltage. The THD is defined as follows:
%T HD =
√
∞
∑
j=2
V2 j−1
V1
It is a measure of how much the periodic signal is different from a
the desired sine wave. In our case, the THD of the output of the
inverter, with the PID controllers is shown in figure 2.7. At steady
state behaviour the THD reaches about the value of 2.1%.
The final controllers assume the following forms:
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Figure 2.6: Sine wave tracking with PID controllers
Figure 2.7: THD with PID controllers
Cv(s) =

kpv + kiv
1
s
+ kdv
N
1+N
1
s
0 0
0 kpv + kiv
1
s
+ kdv
N
1+N
1
s
0
0 0 kpv + kiv
1
s
+ kdv
N
1+N
1
s
19
Ci(s) =

kpi + kii
1
s
+ kdi
N
1+N
1
s
0 0
0 kpi + kii
1
s
+ kdi
N
1+N
1
s
0
0 0 kpi + kii
1
s
+ kdi
N
1+N
1
s

2.2.2 Proportional Resonant controller
It is possibile to see that, despite the large number of iterations, the
controllers are not able to fully track the reference signal. This can
be explained by using the internal model principle:
If the input disturbance di(t), the output disturbance
d0(t) or a reference r(t) has Γd(s) as generating polyno-
mial, then using a controller of the form:
C(s) =
P(s)
Γd(s)L(s)
can asimptotically reject the effect of the disturbance
or cause the output to track the reference.
Based on that, the following controller is proposed
PR(s) = kp+ ki
s
s2+(2pi50)2
(2.7)
This controller has an infinite gain at the frequency of interest thus it
is able to reduce the tracking error significantly. Despite that, it in-
troduces two poles on the imaginary axis and this leads to instability
when droop controllers and parallel inverters are employed So the f.
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For this reason a damping term has been added in order to shift the
two poles on the half-left plane:
PR(s) = kp+ ki
s
s2+δ s+(2pi50)2
(2.8)
In order to tune kp and ki the root locus approach has been employed.
Back to the (2.4), reminding that the average of ⟨Vinu⟩ is equal to the
reference signal, the effects of the PWM conversion and the switch-
ing can be considered negligible. With this in mind the expression
in the laplace domain of the inductor voltage of one of the phases is
IL(s) =
sC f
L fC f s2+R fC f s+1
Vu(s)− 1L fC f s2+R fC f s+1I0(s)
Imposing kii = 500kpi and kiv = 100kpv given the structure in figure
2.3 we have that the open loop function, Fi(s) is given by
Fi(s) = kpi
(
1+500
s
s2+δ s+(2pi50)2
)
sC f
L fC f s2+R fC f s+1
Chosen δ = 5, which is enough to guarantee stability, we obtain
the root locus shown in figure 2.8. Chosen kpi = 3 we can write
the expression for the voltage loop and apply again the root locus
method:
VC(s) =
1
L fC f s2+R fC f s+1
Vu(s)− R f + sL fL fC f s2+R fC f s+1I0(s)
Fv(s) = kpv
(
1+100
s
s2+δ s+(2pi50)2
)
3
(
1+500
s
s2+δ s+(2pi50)2
)
1
L fC f s2+R fC f s+1
1+3
(
1+500
s
s2+δ s+(2pi50)2
)
1
L fC f s2+R fC f s+1
.
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Figure 2.8: root locus for the current loop
Figure 2.9: root locus for the voltage loop
With kpv = 1 we obtain the poles and the zeros shown in figure
2.10. It is straightforward to notice that the tracking performance
and the THD (less than 1% obtained outperform the PID controllers,
despite the lower numbers of parameters to tune(2 parameters total
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Figure 2.10: Poles and zeros of the closed loop system
against 6). The final controllers assume the following forms:
Figure 2.11: Sine wave tracking with PR controllers
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Figure 2.12: THD with PR controllers
Cv(s) =

1+100
s
s2+5s+(2pi50)2
0 0
0 1+100
s
s2+5s+(2pi50)2
0
0 0 1+100
s
s2+5s+(2pi50)2

Ci(s) =

3+1500
s
s2+5s+(2pi50)2
0 0
0 3+1500
s
s2+5s+(2pi50)2
0
0 0 3+1500
s
s2+5s+(2pi50)2

2.3 Current Source Inverters
CSIs are basically controlled current generator. Controlling them
is very simple, since they are VSIs without the voltage loop. The
control scheme is shown in figure 2.13. Unlike the voltage source
inverters the CSIs do need a voltage imposed from the outside in
24
order to inject current into the grid. That is because in general, the
reference current is calculated by a power reference: measuring the
voltage on the grid and calculating algebrically the needed current
to inject on the grid to obtain the desired power. The two equations
that need to be solved are
Pre f =V I*cos(φ)
Qre f =V I*sin(φ)
With I being the amplitude of the current and φ being the phase
difference between voltage wave and current wave. In this way, mea-
suring the amplitude V , the frequency f and the phase θ of the grid
voltage (by a PLL), the reference current is
ire f (t) = I*sin(2pi f t+θ −φ)
For this reason they are also called PQ controlled inverters.
Figure 2.13: Control scheme of a CSI inverter
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Chapter 3
Control architecture
In the previous chapter the two main topologies for inverters have
been introduced: the Voltage Source Inverters and the Control Source
Inverters. Different control strategies for microgrids are based on
different combinations of VSIs and CSIs. For this work the master-
slave[13][9][8] and the master-master[4] architecture have been an-
alyzed and, in the end, the latter has been chosen. In general, we
want to achieve the following points:
∙ The inverters have to share the load power in a controllable way
∙ The control based on local measures, has to grant global stabil-
ity
∙ The control has to mantain the desired frequency, phase and
amplitude on the line
∙ The control has to take care of the resynchronization with the
main grid
In what follows it will be provided a brief description of the master-
slave architecture and and the reasons for which it has been not cho-
sen, and a more accurate description of the master-master one.
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Figure 3.1: The master-slave architecture
Figure 3.2: Circuital model
3.1 The master-slave architecture
In figure 3.1 is shown the principle behind this control strategy:
a VSI, the master, imposes the voltage on the CCP, the CSIs, the
slaves, inject the desired currents into the load. This simple struc-
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ture is very easy to implement, since it does not require any higher
level controller in order to achieve what is required by a microgrid:
∙ A PLL is used to synchronize the PCC voltage with the main
grid to switch from island to grid-connected mode
∙ The power flow control is done by imposing the reference cur-
rents for each CSI
∙ Amplitude, phase and frequency are imposed by the VSI
The simplicity of this architecture has two main drawbacks: the
robustness and the stability.
Robustness and stability of the Master-slave architecture The VSI is a
critical element that, in case of fault, might compromise the whole
system; adding redundant elements would improve the reliability at
the cost of paying for more inverters. In order to obtain the robust-
ness of the master-master architecture the system would cost more
than twice as much!
For what regards stability, not being able to control voltage and fre-
quency CSIs have inherent stability issues. Due to that the intercon-
nection of a large number of them might cause, not only instability
in the microgrid, but in the case of a significant share of power, in-
stability for the whole grid [7]. For these reasons, despite the ease
of implementation, the control architecture chosen for the Loccioni
microgrid is the master-master.
3.2 Master-master
The master-master architecture, also called hierarchical architec-
ture, is characterized byparallel connected VSIs. In figure 3.3 is de-
scribed the functionality of the various controllers level employed.
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Each level is characterized by a lower bandwidth with respect of
the previous one (the primary controller has a larger bandwidth than
the secondary one, which has a larger bandwidth than the tertiary
one). Before analyzing in detail each control level it is necessary
to say that the hierarchical architecture, despite being a lot more
complex, exploiting the inherent reliability of the voltage source in-
verters presents the charachteristics of stability and robustness that
lack in the master slave architecture.
Figure 3.3: Hierarchical architecture
3.3 Primary control
The primary control is designed to take care of
∙ The inverters have to share the load power in a controllable way
∙ The control based on local measures, has to grant global stabil-
ity
The structure of the primary control is shown in figure 3.4. There
are four loops control: the current and voltage control, also called
inner loops, the virtual impedance and the droop control.
The inner loops have been widely discussed in the previous chapter,
so the attention will be focused, in this order, on droop and virtual
impedance loop.
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Figure 3.4: The primary control
3.3.1 Droop control
Problem definition
Figure 3.5 shows two inverters connected in parallel. the line impedance
is omitted, assuming that the output impedances of the inverters are
designed to dominate the impedance from the inverter to the AC-bus.
The reference voltages of the two inverters are respectively,
vr1 =
√
2E1sin(w1t+δ1)
vr2 =
√
2E2sin(w2t+δ2)
The power ratings of the inverters are S*1 = E
*I*1 and S
*
2 = E
*I*2 ,
since they share the same load voltage.
v0 = vr1−Ro1i1 = vr2−Ro2i2.
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Figure 3.5: Two inverters connected in parallel
Note that V0 drops when the load increases. This is called the load
effect. In order for the inverters to share, in proportion to their power
ratings, real and active power, appropriate control strategies must be
employed.
Principle of the droop control
Figure 3.6: Power delivered to a voltage source through an impedance
Figure 3.6 illustrates the power delivered to a voltage source vo
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from the inverter vr. The amplitude of the current phasor is
I =
Ee jδ −Voe j0
Zoe jθ
, (3.1)
so the real and reactive power delivered to the terminal through the
impedance can be obtained as
P =
(
EVo
Zo
cosδ −V
2
o
Zo
)
cosθ +
EVo
Zo
sinδ sinθ (3.2a)
Q =
(
EVo
Zo
cosδ −V
2
o
Zo
)
sinθ − EVo
Zo
sinδ )cosθ (3.2b)
with δ being the phase difference, between the supply and the ter-
minal. The (3.2a-3.2b) can be written as
[
P
Q
]
=
[
sinθ cosθ
−cosθ sinθ
]
EVo
Zo
sinδ
EVo
Zo
cosδ −V
2
o
Zo
 .
Said [
P˜
Q˜
]
=
[
sinθ cosθ
−cosθ sinθ
][
P
Q
]
= R(θ)
[
P
Q
]
, (3.3)
then [
P˜
Q˜
]
=

EVo
Zo
sinδ
EVo
Zo
cosδ −V
2
o
Zo
 . (3.4)
Hence, for small δ
P˜≈ EVo
Zo
δ , (3.5a)
Q˜≈ E−Vo
Zo
Vo, (3.5b)
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which means that P˜ and Q˜ can be controlled by controlling δ and E
separately. The (3.5a-3.5b) form the basis of the widely used droop
control strategies. It is mandatory to keep in mind that in order to
apply the droop control, the θ angle must be known.
Resistive output inverters
If the ouput impedance is resistive, θ = 0 then
P =
E−Vo
Zo
Vo,
Q =−EVo
Zo
δ ,
and roughly we have
P∼ E,
Q∼−δ
Hence the conventional droop control strategy takes the form
Ei = E*−niPi, (3.8a)
ωi = ω*+miQi (3.8b)
In this case we have P˜ =−Q and Q˜ = P.
Inductive output inverters
If the ouput impedance is resistive, θ = pi then
P =
EVo
Zo
δ ,
Q =
E−Vo
Zo
Vo,
33
and roughly we have
P∼ δ ,
Q∼ E
Hence the conventional droop control strategy takes the form
Ei = E*−niQi, (3.11a)
ωi = ω*−miPi (3.11b)
In this case we have P˜ = P and Q˜ = Q.
Figure 3.7 shows the strategies described above
Figure 3.7: Droop curves
Simulations
In order to test and simulate the controllers that will be described
in what follows, simulations have been carried out based on the
simulink model shown in figure 3.8: the inverters are connected to
a common load through impedance lines of different values. The
output impedance of both inverters is resistive, so the controllers
implement the control laws (3.8a-3.8b).
Figures 3.9 and 3.10 show that in the absence of the droop con-
troller the power injected by the two inverters is not shared equally
while figures 3.11 and 3.12 show that the sharing is sensibly en-
hanced with the use of the control laws proposed above.
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Figure 3.8: Inverters connected in parallel: each one is connected to the load by a
line impededance
It is also proposed a slightly different version of the classical
droop control: a derivative action was added,
Ei = E*−niPi+ndi dPidt , (3.12a)
ωi = ω*+miQi+mdi
dQi
dt
, (3.12b)
in order to improve the transient behaviour that in some cases, due
to large overshoots, might be not feasible with the inverters safety.
3.3.2 Inherent limitations of the droop control and amplitude
and frequency deviations
The main drawback of the droop control is that the negative feed-
back on the reference signals cause the amplitude and the frequency
to droop. Figures 3.13 and 3.14 show the deviations from the nomi-
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Figure 3.9: Active power sharing without droop control
Figure 3.10: Reactive power sharing without droop control
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Figure 3.11: Reactive power sharing with modified droop control
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Figure 3.12: Reactive power sharing with modified droop control
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Figure 3.13: Amplitude deviation
nal values due to the droop controller; this is the main for the intro-
duction of the secondary level of control: to restore these offsets to
the nominal values.
Droop control presents another limitation, though: it can be seen
in figures 3.13 and 3.14 that while the frequencies converge to the
same value, the voltage amplitudes do not. This simple fact leads
to the mismatch in active power sharing that can be observed in fig-
ure 3.11 in which, according to the theory, P1 should be equal to P2:
this is a general property of the droop control that fails to accurately
share the power( active or reactive) that depends on the voltage am-
plitude. Taking as example the resistive output impedance we have
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Figure 3.14: Frequency deviation
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that the active and reactive powers injected into the bus are
Pi =
EiVocosδi−V 2o
Roi
, (3.13)
Qi =−EiVoRoi sinδi. (3.14)
In order for the inverters to share the load in proportion to their
power ratings, the droop coefficients should be in inverse propor-
tion to their power ratings [4][5][7], ie ni and mi should be chosen
to satisfy
niS*i = n jS
*
j
miS*i = m jS
*
j .
Real power sharing
Substituting (3.8a) into (3.13), the real power of the inverters can be
obtained as [7]
Pi =
E*cosδi−Vo
nicosδi+Roi/Vo
(3.15)
Substituting (3.15) into (3.8a), the voltage amplitude deviation of
the two inverters is
∆E = E2−E1 = E
*cosδ1−Vo
cosδ1+
Ro1
n1Vo
− E
*cosδ2−Vo
cosδ2+
Ro2
n2Vo
In order for
n1P1 = n2P2
to hold, the voltage deviation, ∆E should be zero, according to (3.8a).
This is a very strict condition since there are always disturbancens,
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parameter drifts and component mismatches in the microgrid (dif-
ferent line impedances above all). This conditions is satisfied (this
set of conditions is sufficient, not necessary) if
n1
Ro1
=
n2
Ro2
(3.16a)
δ1 = δ2 (3.16b)
According to (3.8a) the real power deviation ∆Pi due to the voltage
set-point deviation ∆Ei is [7]
∆Pi =− 1ni∆Ei (3.17)
In this way the phenomenum shown in figure 3.11 can be easily
explained.
The same exact calculations can be made for the reactive power,
with the exception that at steady state ω1 = ω2, for a concentrated
parameters microgrid, so that ∆Qi = 0 ∀i. These offsets will be re-
stored by the secondary control.
Auto-synchronization of inverters with droop control
An emerging property, widely studied in complex systems is the
auto-synchronization of interconnected systems. An example of these
phenomena can be seen in connected inverters with droop controllers:
figure 3.15 shows the phase difference, starting from 74 degrees, of
two inverters that reaches a value very close to zero. To the best of
author knowledge, to this day, there are no theoretical proofs of this
property in connected inverters.
3.3.3 Virtual impedance
In the previous subsections, it has been shown that the droop control
depends on the phase of the output impedance at the frequency of
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Figure 3.15: The phase difference between two inverters with primary control
interest (50 Hz in our case). Although many authors ([11] [12]) rely
on the ratio
R
X
in order to rotate the frame in which active and reac-
tive power are defined as shown in (3.3) calculating the exact values
of the output impedance might be a challenging task. This is caused
mostly by the fact that it depends on the control parameters and on
parasitic quantities that are hard to measure (an example is the re-
sistances of the filter LC). For this reason a rotation-like approach
leads to mismatches in the power sharing, at best, or even instability
of the system, at worse.
A different approach is proposed in [10]. Here, another loop is
introduced in order to bring the output impedance nearer to zero
degrees and to mitigate the effects of the parasitic quantities. This
approach was employed in this work.
We have to calculate first the output impedance with the inner
loops. In general, we can write the general expression
VC(s) = G(s)Vre f (s)−Zo(s)I0(s).
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With the gain values chosen in section 2
G(s) =
Fv(s)
1+Fv(s)
Fv(s) =
(
1+200
s
s2+10s+(2pi50)2
)
3
(
1+1500
s
s2+10s+(2pi50)2
)
1
L fC f s2+R fC f s+1
1+3
(
1+1500
s
s2+10s+(2pi50)2
)
1
L fC f s2+R fC f s+1
.
and, said
Ginv(s) =
1
L fC f s2+R fC f s+1
Gi(s) = 3
(
1+200
s
s2+10s+(2pi50)2
)
Gv(s) =
(
1+1500
s
s2+10s+(2pi50)2
)
the expression of the output impedance, becomes
Zo(s) =
(R f + sL f )(1+ sC f GiGinv)+GiGinv
1+ sC f Gi+Gi
and according to figure 3.4, after inserting the virtual impedance
loop it becomes
Zn(s) = Zo(s)+G(s)ZD(s). (3.18)
It is possible now, according to equation (3.18) to shape it in order
to obtain the desired output impedance.
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Figure 3.16: The reactive powers of the two inverters, that start with a phase
difference of 74 degrees
The expression used for the controller is
ZD(s) =

K
s
s+450
0 0
0 K
s
s+450
0
0 0 K
s
s+450

with K = 0.2+αe−β t . This allows the inverters to start not perfectly
synchronized while avoiding the high circulating current that would
occur due to the phase difference.
In figure 3.18 is shown the effect of the controller on the output
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Figure 3.17: The active powers of the two inverters, that start with a phase differ-
ence of 74 degrees
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Figure 3.18: Bode diagram of the output impedance, with and without the virtual
impedance loop, for various values of the resistance R f
impedance: in this case it is possible to see that Zo is not very sensi-
tive to variations of R f . Still the aforementioned virtual impedance
is able to shift the phase of the impedance nearer 0 degrees at 314
rad/s (50 Hz).
3.4 Secondary control
As we have seen in the previous chapter, in synchronized steady
state, the primary-controlled system features generally a frequency
and amplitude deviation. Thus, it is necessary to extend the pri-
mary controller by some secondary integral control action able to
eliminate these deviations. This in general can be done both in a
centralized and distributed way: the conventional secondary control
approach relays on using a MicroGrid Central Controller (MGCC),
which includes slow controls loops and low bandwidth communica-
tion systems in order to measure some parameters in certain points
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of the microgrid, and to send back the control output information to
each inverter [4] [13].
Despite having a critical point of failure and thus presenting is-
sues related to robustness the centralized approach was discarded
since, in the will of the company and of the designer, the whole
control system should be realized in such a way to be included in
each inverter unit, in order to obtain plug-and-play devices that does
not need anything but being connected between them and on each
energy source (being it a renewable source, a storage battery, etc.).
For this reason a distributed control approach was chosen. On this
behalf, many different solutions are proposed in literature: optimal
distributed averaging [16] [15], potential function based [14], feed-
back linearization based [18]; given the relatively small dimension
of the Leaf Community though, the approach given by Guerrero in
[6] was employed. Figure 3.19 shows a scheme of how this strat-
egy works: we want to restore the offsets introduced by the droop
control, so we add a term to the droop laws (3.5a) (3.5b) "shifting"
the curves in order to obtain the desired frequency and amplitude
at the steady state powers; this effect is shown in Figure 3.20. The
following are the laws obtained:
ωi =ω*+k f p
(
ω*− 1
N
N
∑
j=1
ω j
)
+k f i
1
s
(
ω*− 1
N
N
∑
j=1
ω j
)
+miQi+mdi
sQi
1+
1
T
s
,
(3.19)
Ei =E*+kE p
(
E*− 1
N
N
∑
j=1
E j
)
+kEi
1
s
(
ω*− 1
N
N
∑
j=1
ω j
)
−niPi+ndi sPi
1+
1
T
s
.
(3.20)
Furthermore, in order to remove the mismatches in active (or re-
active) power, an equalization term is added. Ultimately, taking into
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Figure 3.19: Distributed control strategy for small sized microgrids
Figure 3.20: Effect of the secondary control on the droop curves
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account the low-pass filters needed to reduce the bandwidth, the final
controllers assume the following expressions:
ωi =ω*+
τs
s+ τs
(
kω p
(
ω*− 1
N
N
∑
j=1
ω j
)
+ kωi
1
s
(
ω*− 1
N
N
∑
j=1
ω j
))
+
τd
s+ τd
miQi+mdi sQi
1+
1
T
s
 (3.21)
Ei =E*+
τs
s+ τs
(
kE p
(
E*− 1
N
N
∑
j=1
E j
)
+ kEi
1
s
(
E*− 1
N
N
∑
j=1
E j
)
+ kP
(
Pi− 1N
N
∑
j=1
Pj
))
+
+
τd
s+ τd
niPi+ndi sPi
1+
1
T
s
 . (3.22)
In figures 3.21 and 3.22 is shown the simulation obtained on the
Simulink model of the microgrid: the two inverters start with the
droop controller on, then at 10 seconds the secondary controller is
activated and in about 15 seconds amplitude and frequency are re-
stored to their nominal values. This results in an increase of active
and reactive power injected to the load.
The control laws employed, despite being simple have the draw-
back of being very intensive from a communication point of view.
For this reason they can be implemented on microgrids of small di-
mension. If N grows larger more sophisticated control laws can be
taken into consideration [18] [16] [15]
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Figure 3.21: Secondary control is activated after 10 seconds:
Figure 3.22: Secondary control is activated after 10 seconds
3.4.1 Synchronization with the main grid
A microgrid is likely to work most of the time in grid-connected
mode. When an islanding event happens, the microgrid needs to
reconnect to the main grid in a smooth and stable way. Several al-
gorithms can be found in literature [19] [20]. In this text a simple
algorithm, based on [10] is proposed.
We want to perfectly synchronize the capacitors voltage with the
grid one. In this way, in the moment the switch will be closed, the
voltage difference between the inverters and the PCC is zero. This
allows a smooth transition from island to grid-connected mode. The
main idea is to use the secondary control with particular reference
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signals. For what regards the amplitude, we simply have
Ei =Egrid+
τsync
s+ τsync
(
kE p
(
Egrid−Ei
)
+ kEi
1
s
(
Egrid−Ei
)
+ kP
(
Pi− 1N
N
∑
j=1
Pj
))
+
+
τd
s+ τd
niPi+ndi sPi
1+
1
T
s
 . (3.23)
While for the frequency, using the Clarke transformation [7], we
use the following signal as a reference to add to the classical droop
control:
ωerr = vαcvβgrid− vβvαgrid (3.24)
In this way the controller will increment or decrement the frequen-
cies until the phase difference is equal to zero. The controller has
the following form
ωi =ωgrid +kPsyncωre f +
kIsync
s
ωre f +
τd
s+ τd
miQi+mdi sQi
1+
1
T
s

(3.25)
In the next chapter simulations showing the performances of this
approach will be shown.
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Chapter 4
Microgrid model and simulations
Figure 4.1: The leaf community: the blue circle highlights the part of microgrid
modelled
In figure 4.1 is shown the portion of the microgrid that was mod-
elled: the two main buildings as loads and two storage batteries as
generation units (they could be two stand alone storages or con-
nected to the hydroelectric and biomass plants in the area). The
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Figure 4.2: The simulink model
orange blocks and the blue droop are respectively the secondary and
the primary controller, the cyanide ones are measurement blocks and
the green block represents the two inverters connected to the two
main buildings. Figure 4.3 shows the SimPower model of the Loc-
cioni inverter; the switch bridge is composed of IGBT and diodes
and is controlled by a PWM signal.
Numerical values:
∙ Resistance of the LC filter: R f = 4 ·10−4Ω The value has been
provided by Loccioni engineers
∙ Inductance of the LC filter: L f = 0.289mH The value has been
provided by Loccioni engineers
∙ Line impedances : The values has been provided by the Loc-
cioni,
R
km
= 0.00641
Ω
km
and
X
km
= 0.00761
Ω
km
. Supposing two
cables, respectively, 8 and 12 meters long from the PCC, we
have R3 = 5.1280 ·10−4ω , R4 = 7.6920 ·10−4ω , L3 = 6.0800 ·
10−4H, L4 = 9.1200 ·10−4H
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Figure 4.3: The inverter model
∙ Measure error: For the measures a white noise with 0 mean
and, respectively 5 V and 10 A of variance, for the capacitor
voltage and the inductor current has been supposed
∙ Bus delay: The communication protocol employed is the Ether-
cat (wired). The maximum delay of communication has been
supposed of 0.1 seconds
∙ Switching frequency: fswitch = 3kHz, the value has been pro-
vided by the Loccioni engineers
∙ Loads: The loads are respectively of 178kW (when only the
pole 1 is connected) and 232kW (when both poles are con-
nected).In absence of further informations a power factor of
0.9 was supposed.
∙ Nominal power of storages and DC voltage: The inverters TDE
AFE are connected to the DC side with a storage system Sam-
sung of 227 kW. The DC voltage has been set to 1000 V
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Figure 4.4 shows the simulink screen-shot with the parameters of
the transformer, provided by the Loccioni engineers. For the droop
control and the secondary control the following parameters has been
employed
∙ Droop controller
np = 2.5 ·10−6
mp = 9.835 ·10−4
nd = 10−6
md = 10−5
τdroop = 1
∙ Secondary controller
kω p = 0.2
kωi = 0.4
kE p = 0.2
kEi = 0.4
τsecondary = 0.2
4.1 Simulations
Two main simulations were executed in order to test the control sys-
tem realized:
∙ The two inverters start connected to the grid. At 5 seconds
an islanding event occurs and the microgrid switches to island
mode. At 35 seconds the Synchronization system is turned on
and the microgrid is ready to switch back to grid-connected
mode in approximately 5 seconds. In figures 4.5 4.6 4.7 the
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plots of the data obtained, are shown. Two particular aspects
that are worth underlying are the smooth transition to the island
mode and the drop of power consequent to it. In the conclusion
section this second point will be investigated further.
∙ The two inverters start disconnected from the grid with a phase
difference oh pi . This is the worst case scenario for the so called
black start. In the first 2.5 seconds there is no power injected
into the grid, this is due to the fact the two voltages are in
phase opposition and the virtual impedance prevents any cir-
culating current during this time. After approximately 15 sec-
onds the two inverters are synchronized and in 20 seconds, the
secondary system has restored amplitude and frequency, so the
microgrid is fully functional and at steady state. At 35 seconds
an abrupt load switch occurs and the system is able to follow
up without any overshoot.
It is important to notice that the total power injected by each
inverter never reaches the maximum power (227 kW). This can
be observed in figure 4.8. Figures 4.9 4.10 4.11 show that de-
spite the capacitor voltage is controlled efficiently, the voltage
on the load is subject to large variations and is very far from
the desired amplitude. This aspect will be further investigated
in the conclusion section.
Algorithms
The previously described control systems were implemented in Twin-
cat, a Beckhoff software able to turn a PC in a personal computer. In
appendix A the codes are shown. The secondary control is divided
into three tasks:
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∙ Reading task. It wakes up when a new data is received by the
inverter. Activates the writing task. It is described in figure
4.12.
∙ Writing task. It wakes up when the reading task activates it. It
is described in figure 4.13.
∙ Control task. It is always active. It is described in figure 4.14
The droop control is realized by a single task always active, de-
scribed in figure 4.15
4.2 Conclusions
The two simulations showed that the designed control system makes
the microgrid stable, able to switch to island and back and able to
perform a black start in very critical conditions (pi of phase differ-
ence).
The actual inverter of the company, however, are not able to re-
alize the proposed system. New ones have been designed on the
following considerations:
∙ Lack of sensors after the transformer: it is not possible at the
current time to realize a distributed control system able to re-
store the amplitude of the pcc voltage to the desired value,
since the voltage drop on the transformers is too high. This can
be observed in the simulations carried out in the previous sec-
tion. The solution proposed were to increase the switching fre-
quency of the inverters, in order to realize smaller transformers
or to add a control loop after the secondary of the transformer.
The second solution has been chosen by the company.
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∙ Lack of sensors for the current in the transformer: it is not pos-
sible to realize the droop controller and the virtual impedance.
∙ Lack of sensors for the secondary control: a PLL needs to be
implemented in order to measure Amplitude and frequency of
each inverter, voltage.
An inverter based on the previous considerations is currently be-
ing developed.
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Figure 4.4: Transformer parameters
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Figure 4.5: First simulation
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Figure 4.6: Synchronization signal inverter 1
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Figure 4.7: Synchronization signal inverter 2
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Figure 4.8: Second simulation
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Figure 4.9: Voltage on the capacitor during the load switch. Inverter 1.
Figure 4.10: Voltage on the capacitor during the load switch. Inverter 2.
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Figure 4.11: Voltage on the PCC during the load switch.
Figure 4.12: First task of the secondary control
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Figure 4.13: Second task of the secondary control
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Figure 4.14: Third task of the secondary control
Figure 4.15: Task of the droop control
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Chapter 5
PLC code
5.1 Main
PROGRAM MAIN
VAR
(* I n i z i a l i z z a z i o n e v a r i a b i l i l o c a l i * )
e S t a t o : E_Case := e _ i n i t i a l i z e ;
Average_Frequency : REAL := 0 ;
Average_Ampl i tude : REAL := 0 ;
Average_Power : REAL : = 0 ;
U p d a t e _ v a l u e s : BOOL;
(* I n i z i a l i z z a z i o n e f u n c t i o n a l b l o c k u t i l i z z a t o n e l c o n t r o l l o * )
C o n t r o l : FB_Cont ro l ;
(* V a r i a b i l i d i i n p u t * )
F requency AT %I * : REAL;
Frequency_Ref AT %I * : REAL;
Ampl i tude AT %I * : REAL;
Ampl i tude_Ref AT %I * : REAL;
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Reac t ive_Power AT %I * : REAL;
Act ive_Power AT %I * : REAL;
ID AT %I * : INT ;
F l a g _ a c t i v a t i o n AT %I * : INT ;
kpa f AT %I * : REAL;
T i a f AT %I * : TIME ;
Tdaf AT %I * : TIME ;
TPaf AT %I * : TIME ;
kpp AT %I * : REAL;
Tip AT %I * : TIME ;
Tdp AT %I * : TIME ;
TPp AT %I * : TIME ;
Cycle_Time AT %I * : TIME ;
Task_Time AT %I * : TIME ;
F r e q _ o u t p u t AT %Q* : REAL;
Amp_output AT %Q* :REAL;
(* Array d i s t r u t t u r e . I v a l o r i d i i n g r e s s o sono m e m o r i z z a t i qua . L ’ ID
c o r r i s p o n d e a l l ’ i n v e r t e r ID−esimo . Se i l
v a l o r e d i f l a g p a r i a 0 , vuo l d i r e che non a r r i v a n o d a t i da
q u e l l ’ i n v e r t e r , s e
ad 1 , l ’ i n v e r t e r i−esimo s t a i n v i a n d o d a t i .
I l s e l f f l a g i n d i c a se s i t r a t t a d e i d a t i r e l a t i v i a l l ’ i n v e r t e r
s t e s s o su
c u i i l c o n t r o l l o r e monta to .
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Per r i g a , i n o r d i n e :
1 ) F requenza
2 ) Ampiezza
3 ) P o t e n z a a t t i v a
4 ) P o t e n z a r e a t t i v a
5 ) F l ag
6 ) S e l f f l a g * )
I n v e r t e r _ D a t a b a s e : ARRAY [ 1 . . 2 0 ] OF S T _ I n v e r t e r _ D a t a ;
(* S t r u t t u r e d a t i n e c e s s a r i p e r i c o n t r o l l o r i . * )
New_Data : S T _ I n v e r t e r _ D a t a ;
Old_Data : S T _ I n v e r t e r _ D a t a ;
C o n t r o l _ D a t a : ST_Cont ro l_Data ;
P i d _ f r e q a m p l : ST_Pid_Param ;
Pid_Power : ST_Pid_Param ;
END_VAR
(* A c q u i s i z i o n e v a r i a b i l i d i i n p u t * )
New_Data . Act ive_Power := Act ive_Power ;
New_Data . Ampl i tude := Ampl i tude ;
New_Data . F l ag := F l a g _ a c t i v a t i o n ;
New_Data . F requency := Frequency ;
New_Data . ID := ID ;
New_Data . Reac t ive_Power := Reac t ive_Power ;
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CASE e S t a t o OF
e _ i n i t i a l i z e :
(* I n i z i a l i z z a z i o n e , v i e n e e s e g u i t a o a l l ’ a c c e n s i o n e o i n ca so d i r e s e t * )
I n v e r t e r _ D a t a b a s e := F _ D a t a I n i t i a l i z e ( ) ;
C o n t r o l _ D a t a := F _ C o n t r o l I n i t i a l i z e ( ) ;
(* All ’ i n i z i a l i z z a z i o n e vengono a g g i o r n a t e una pr ima v o l t a , l e v a r i a b i l i d i u s c i t a . * )
I n v e r t e r _ D a t a b a s e := F_Read ( New_Data , I n v e r t e r _ D a t a b a s e ) ;
C o n t r o l _ D a t a := F_Computa t ion ( Output_Impedance , I n v e r t e r _ D a t a b a s e ) ;
(* I n i z i a l i z z a z i o n e PID * )
P i d _ f r e q a m p l . CycleTime := Cycle_Time ;
P i d _ f r e q a m p l . TaskTime := Task_Time ;
P i d _ f r e q a m p l . k_p := kpa f ;
P i d _ f r e q a m p l . tTd := Tdaf ;
P i d _ f r e q a m p l . tTn := T i a f ;
P i d _ f r e q a m p l . tTv := Tpaf ;
Pid_Power . CycleTime := Cycle_Time ;
Pid_Power . TaskTime := Task_Time ;
Pid_Power . k_p := kpp ;
Pid_Power . tTd := Tdp ;
Pid_Power . tTn := Tip ;
Pid_Power . tTv := Tpp ;
U p d a t e _ i n p u t _ v a l u e s =TRUE;
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e S t a t o := e_check ;
e_check :
(* Questo caso c o n t r o l l a che s i a a r r i v a t o un nuovo d a t o . Se c o s f o s s e a t t i v a l e f u n z i o n i d i r e a d i n g e d i computing , n e c e s s a r i e p e r l ggiornamento d e l l ’ u s c i t a . * )
IF New_Data . F requency <> Old_Data . F requency OR
New_Data . Ampl i tude <> Old_Data . Ampl i tude OR New_Data . Active_PoweR <> Old_Data . Act ive_Power OR New_Data . Reactive_PoweR <>Old_Data . Reac t ive_Power OR New_Data . ID<>Old_Data . ID
THEN
u p d a t e =TRUE;
END_IF
ELSE
;
END_CASE
IF u p d a t e =TRUE THEN
I n v e r t e r _ D a t a b a s e := F_Read ( New_Data , I n v e r t e r _ D a t a b a s e ) ;
C o n t r o l _ D a t a := F_Computa t ion ( Output_Impedance , I n v e r t e r _ D a t a b a s e ) ;
e S t a t o := e_check ;
u p d a t e =FALSE ;
END_IF
C o n t r o l (
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Frequency_Ref := Frequency_Ref ,
Ampl i tude_Ref := Ampli tude_Ref ,
C o n t r o l _ D a t a := C on t r o l_ Da ta ,
p i d _ d a t a := P i d_ f r e qa mp l ,
p i d _ d a t a _ p o w e r := Pid_Power ,
Frequency_Out => F r e q _ o u t p u t ,
Ampl i tude_Out =>Amp_output
) ;
Old_Data := New_Data ;
5.2 Control task
FUNCTION_BLOCK FB_Cont ro l
VAR_INPUT
Frequency_Ref : REAL;
Ampl i tude_Ref : REAL;
C o n t r o l _ D a t a : ST_Cont ro l_Data ;
p i d _ d a t a : ST_Pid_Param ;
p i d _ d a t a _ p o w e r : ST_Pid_Param ;
END_VAR
VAR_OUTPUT
Frequency_Out : REAL;
Ampl i tude_Out : REAL;
END_VAR
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VAR
Frequency_Temp : REAL;
Amplitude_Temp : REAL;
Power_Temp : REAL;
P id_Frequency : REAL;
P i d _ a m p l i t u d e : REAL;
Pid_Power : REAL;
P i d f r e q u e n c y _ P a r a m e t e r s : ST_CTRL_PID_PARAMS ;
P i d a m p l i t u d e _ P a r a m e t e r s : ST_CTRL_PID_PARAMS ;
P i d p o w e r _ P a r a m e t e r s : ST_CTRL_PID_PARAMS ;
C o e f f i c i e n t s A r r a y _ a f r e q u e n c y : ARRAY[ 1 . . 3 ] OF REAL;
C o e f f i c i e n t s A r r a y _ b f r e q u e n c y : ARRAY[ 1 . . 3 ] OF REAL;
C o e f f i c i e n t s A r r a y _ a a m p l i t u d e : ARRAY[ 1 . . 3 ] OF REAL;
C o e f f i c i e n t s A r r a y _ b a m p l i t u d e : ARRAY[ 1 . . 3 ] OF REAL;
C o e f f i c i e n t s A r r a y _ a p o w e r : ARRAY[ 1 . . 3 ] OF REAL;
C o e f f i c i e n t s A r r a y _ b p o w e r : ARRAY[ 1 . . 3 ] OF REAL;
s t D i g i t a l F i l t e r D a t a f r e q u e n c y : ARRAY[ 1 . . 2
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] OF ST_CTRL_DIGITAL_FILTER_DATA ;
s t D i g i t a l F i l t e r D a t a a m p l i t u d e : ARRAY[ 1 . . 2
] OF ST_CTRL_DIGITAL_FILTER_DATA ;
s t D i g i t a l F i l t e r D a t a p o w e r : ARRAY[ 1 . . 2 ] OF ST_CTRL_DIGITAL_FILTER_DATA ;
eMode : E_CTRL_MODE;
s t P a r a m s f r e q u e n c y : ST_CTRL_DIGITAL_FILTER_PARAMS ;
s t P a r a m s a m p l i t u d e : ST_CTRL_DIGITAL_FILTER_PARAMS ;
s tPa ramspower : ST_CTRL_DIGITAL_FILTER_PARAMS ;
e E r r o r I d : E_CTRL_ERRORCODES ;
b E r r o r : BOOL;
b I n i t : BOOL := TRUE;
p i d f r e q u e n c y : FB_CTRL_PID ;
p i d a m p l i t u d e : FB_CTRL_PID ;
p idpower : FB_CTRL_PID ;
f i l t e r f r e q u e n c y : FB_CTRL_DIGITAL_FILTER ;
f i l t e r a m p l i t u d e : FB_CTRL_DIGITAL_FILTER ;
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f i l t e r p o w e r : FB_CTRL_DIGITAL_FILTER ;
END_VAR
*INIZIALIZZAZIONE DEI FILTRI E DEI PID * )
IF b I n i t THEN
P i d f r e q u e n c y _ P a r a m e t e r s . fKp := p i d _ d a t a . k_p ;
P i d f r e q u e n c y _ P a r a m e t e r s . tTv := p i d _ d a t a . tTv ;
P i d f r e q u e n c y _ P a r a m e t e r s . tTn := p i d _ d a t a . tTn ;
P i d f r e q u e n c y _ P a r a m e t e r s . tTd := p i d _ d a t a . tTd ;
P i d f r e q u e n c y _ P a r a m e t e r s . bARWOnIPartOnly :=FALSE ;
P i d f r e q u e n c y _ P a r a m e t e r s . bDInTheFeedbackPath :=FALSE ;
P i d f r e q u e n c y _ P a r a m e t e r s . bPInTheFeedbackPa th :=FALSE ;
P i d f r e q u e n c y _ P a r a m e t e r s . t C t r l C y c l e T i m e := p i d _ d a t a . CycleTime ;
P i d f r e q u e n c y _ P a r a m e t e r s . tTaskCyc leTime := p i d _ d a t a . TaskTime ;
P i d a m p l i t u d e _ P a r a m e t e r s . fKp := p i d _ d a t a . k_p ;
P i d a m p l i t u d e _ P a r a m e t e r s . tTv := p i d _ d a t a . tTv ;
P i d a m p l i t u d e _ P a r a m e t e r s . tTn := p i d _ d a t a . tTn ;
P i d a m p l i t u d e _ P a r a m e t e r s . tTd := p i d _ d a t a . tTd ;
P i d a m p l i t u d e _ P a r a m e t e r s . bARWOnIPartOnly :=FALSE ;
P i d a m p l i t u d e _ P a r a m e t e r s . bDInTheFeedbackPath :=FALSE ;
P i d a m p l i t u d e _ P a r a m e t e r s . bPInTheFeedbackPa th :=FALSE ;
P i d a m p l i t u d e _ P a r a m e t e r s . t C t r l C y c l e T i m e := p i d _ d a t a . CycleTime ;
P i d a m p l i t u d e _ P a r a m e t e r s . tTaskCyc leTime := p i d _ d a t a . TaskTime ;
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P i d p o w e r _ P a r a m e t e r s . fKp := p i d _ d a t a _ p o w e r . k_p ;
P i d p o w e r _ P a r a m e t e r s . tTv := p i d _ d a t a _ p o w e r . tTv ;
P i d p o w e r _ P a r a m e t e r s . tTn := p i d _ d a t a _ p o w e r . tTn ;
P i d p o w e r _ P a r a m e t e r s . tTd := p i d _ d a t a _ p o w e r . tTd ;
P i d p o w e r _ P a r a m e t e r s . bARWOnIPartOnly :=FALSE ;
P i d p o w e r _ P a r a m e t e r s . bDInTheFeedbackPath :=FALSE ;
P i d p o w e r _ P a r a m e t e r s . bPInTheFeedbackPa th :=FALSE ;
P i d p o w e r _ P a r a m e t e r s . t C t r l C y c l e T i m e := p i d _ d a t a . CycleTime ;
P i d p o w e r _ P a r a m e t e r s . tTaskCyc leTime := p i d _ d a t a . TaskTime ;
C o e f f i c i e n t s A r r a y _ a f r e q u e n c y [ 1 ] := 0 . 0 ; (* n o t used * )
C o e f f i c i e n t s A r r a y _ a f r e q u e n c y [ 2 ] := 0 . 2 ;
C o e f f i c i e n t s A r r a y _ a f r e q u e n c y [ 3 ] := 0 . 1 ;
C o e f f i c i e n t s A r r a y _ b f r e q u e n c y [ 1 ] := 0 . 6 ;
C o e f f i c i e n t s A r r a y _ b f r e q u e n c y [ 2 ] := 0 . 4 ;
C o e f f i c i e n t s A r r a y _ b f r e q u e n c y [ 3 ] := 0 . 2 ;
C o e f f i c i e n t s A r r a y _ a a m p l i t u d e [ 1 ] := 0 . 0 ; (* n o t used * )
C o e f f i c i e n t s A r r a y _ a a m p l i t u d e [ 2 ] := 0 . 2 ;
C o e f f i c i e n t s A r r a y _ a a m p l i t u d e [ 3 ] := 0 . 1 ;
C o e f f i c i e n t s A r r a y _ b a m p l i t u d e [ 1 ] := 0 . 6 ;
C o e f f i c i e n t s A r r a y _ b a m p l i t u d e [ 2 ] := 0 . 4 ;
C o e f f i c i e n t s A r r a y _ b a m p l i t u d e [ 3 ] := 0 . 2 ;
C o e f f i c i e n t s A r r a y _ a p o w e r [ 1 ] := 0 . 0 ; (* n o t used * )
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C o e f f i c i e n t s A r r a y _ a p o w e r [ 2 ] := 0 . 2 ;
C o e f f i c i e n t s A r r a y _ a p o w e r [ 3 ] := 0 . 1 ;
C o e f f i c i e n t s A r r a y _ b p o w e r [ 1 ] := 0 . 6 ;
C o e f f i c i e n t s A r r a y _ b p o w e r [ 2 ] := 0 . 4 ;
C o e f f i c i e n t s A r r a y _ b p o w e r [ 3 ] := 0 . 2 ;
s t P a r a m s f r e q u e n c y . tTaskCyc leTime := T#2ms ;
s t P a r a m s f r e q u e n c y . t C t r l C y c l e T i m e := T#2ms ;
s t P a r a m s f r e q u e n c y . n F i l t e r O r d e r := 2 ;
s t P a r a m s a m p l i t u d e . tTaskCyc leTime := T#2ms ;
s t P a r a m s a m p l i t u d e . t C t r l C y c l e T i m e := T#2ms ;
s t P a r a m s a m p l i t u d e . n F i l t e r O r d e r := 2 ;
s tPa ramspower . tTaskCyc leTime := T#2ms ;
s tPa ramspower . t C t r l C y c l e T i m e := T#2ms ;
s tPa ramspower . n F i l t e r O r d e r := 2 ;
eMode := eCTRL_MODE_ACTIVE ;
b I n i t :=FALSE ;
END_IF
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(* s e t a d d r e s s e s * )
s t P a r a m s f r e q u e n c y . pCoe f f i c i en t sAr r ay_a_ADR
:= ADR( C o e f f i c i e n t s A r r a y _ a f r e q u e n c y ) ;
s t P a r a m s f r e q u e n c y . n C o e f f i c i e n t s A r r a y _ a _ S I Z E O F := SIZEOF ( C o e f f i c i e n t s A r r a y _ a f r e q u e n c y ) ;
s t P a r a m s f r e q u e n c y . pCoe f f i c i en t sAr ray_b_ADR
:= ADR( C o e f f i c i e n t s A r r a y _ b f r e q u e n c y ) ;
s t P a r a m s f r e q u e n c y . n C o e f f i c i e n t s A r r a y _ b _ S I Z E O F := SIZEOF ( C o e f f i c i e n t s A r r a y _ b f r e q u e n c y ) ;
s t P a r a m s f r e q u e n c y . p D i g i t a l F i l t e r D a t a _ A D R
:= ADR( s t D i g i t a l F i l t e r D a t a f r e q u e n c y ) ;
s t P a r a m s f r e q u e n c y . n D i g i t a l F i l t e r D a t a _ S I Z E O F
:= SIZEOF ( s t D i g i t a l F i l t e r D a t a f r e q u e n c y ) ;
s t P a r a m s a m p l i t u d e . pCoe f f i c i en t sAr r ay_a_ADR
:= ADR( C o e f f i c i e n t s A r r a y _ a a m p l i t u d e ) ;
s t P a r a m s a m p l i t u d e . n C o e f f i c i e n t s A r r a y _ a _ S I Z E O F := SIZEOF ( C o e f f i c i e n t s A r r a y _ a a m p l i t u d e ) ;
s t P a r a m s a m p l i t u d e . pCoe f f i c i en t sAr ray_b_ADR
:= ADR( C o e f f i c i e n t s A r r a y _ b a m p l i t u d e ) ;
s t P a r a m s a m p l i t u d e . n C o e f f i c i e n t s A r r a y _ b _ S I Z E O F := SIZEOF ( C o e f f i c i e n t s A r r a y _ b a m p l i t u d e ) ;
s t P a r a m s a m p l i t u d e . p D i g i t a l F i l t e r D a t a _ A D R
:= ADR( s t D i g i t a l F i l t e r D a t a a m p l i t u d e ) ;
s t P a r a m s a m p l i t u d e . n D i g i t a l F i l t e r D a t a _ S I Z E O F
:= SIZEOF ( s t D i g i t a l F i l t e r D a t a a m p l i t u d e ) ;
s tPa ramspower . pCoe f f i c i en t sAr r ay_a_AD R := ADR( C o e f f i c i e n t s A r r a y _ a p o w e r ) ;
s tPa ramspower . n C o e f f i c i e n t s A r r a y _ a _ S I Z E O F := SIZEOF ( C o e f f i c i e n t s A r r a y _ a p o w e r ) ;
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s tPa ramspower . pCoe f f i c i en t sAr ray_b_ADR := ADR( C o e f f i c i e n t s A r r a y _ b p o w e r ) ;
s tPa ramspower . n C o e f f i c i e n t s A r r a y _ b _ S I Z E O F := SIZEOF ( C o e f f i c i e n t s A r r a y _ b p o w e r ) ;
s tPa ramspower . p D i g i t a l F i l t e r D a t a _ A D R := ADR( s t D i g i t a l F i l t e r D a t a p o w e r ) ;
s tPa ramspower . n D i g i t a l F i l t e r D a t a _ S I Z E O F := SIZEOF ( s t D i g i t a l F i l t e r D a t a p o w e r ) ;
(*FINE INIZIALIZZAZIONE DEI FILTRI E DEI PID * )
f i l t e r f r e q u e n c y ( f I n := Frequency_Ref−c o n t r o l _ d a t a . Average_Frequency ,
eMode := eMode ,
s t P a r a m s := s t P a r a m s f r e q u e n c y ,
fOut =>Frequency_Temp ) ;
f i l t e r a m p l i t u d e ( f I n := Ampli tude_Ref−c o n t r o l _ d a t a . Average_Ampli tude ,
eMode := eMode ,
s t P a r a m s := s t P a r a m s a m p l i t u d e ,
fOut =>Amplitude_Temp ) ;
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f i l t e r p o w e r ( f I n := c o n t r o l _ d a t a . E q u a l i z a t i o n _ P o w e r ,
eMode := eMode ,
s t P a r a m s := s tParamspower ,
fOut =>Power_Temp ) ;
p i d f r e q u e n c y ( f S e t p o i n t V a l u e := Frequency_Ref ,
f A c t u a l V a l u e := Frequency_Temp ,
s t P a r a m s := P i d f r e q u e n c y _ P a r a m e t e r s ,
fOut => P id_Frequency
) ;
p i d a m p l i t u d e ( f S e t p o i n t V a l u e := Ampli tude_Ref ,
f A c t u a l V a l u e := Amplitude_Temp ,
s t P a r a m s := P i d a m p l i t u d e _ P a r a m e t e r s ,
fOut => P i d _ a m p l i t u d e
) ;
p idpower ( f S e t p o i n t V a l u e := Power_Temp ,
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f A c t u a l V a l u e : = 0 ,
s t P a r a m s := P idpower_Pa rame te r s ,
fOut => Pid_power
) ;
Ampl i tude_Out := P i d _ a m p l i t u d e + Ampl i tude_Ref +Pid_power ;
Frequency_Out := P id_Frequency ;
UNCTION F_Read : ARRAY[ 1 . . 2 0 ] OF S T _ I n v e r t e r _ D a t a
VAR_INPUT
d a t a : S T _ I n v e r t e r _ D a t a ;
Ar ray_Data : ARRAY[ 1 . . 2 0 ] OF S T _ I n v e r t e r _ D a t a ;
END_VAR
VAR
END_VAR
5.3 Writing task
FUNCTION F_Read : ARRAY[ 1 . . 2 0 ] OF S T _ I n v e r t e r _ D a t a
VAR_INPUT
d a t a : S T _ I n v e r t e r _ D a t a ;
Ar ray_Data : ARRAY[ 1 . . 2 0 ] OF S T _ I n v e r t e r _ D a t a ;
END_VAR
VAR
END_VAR
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(* Quando Read v i e n e ch iamato , s i a g g i o r n a l a s t r u t t u r a I n v e r t e r _ D a t a con i v a l o r i p r o v e n i e n t i d a l l ’ i n v e r t e r ID * )
IF d a t a . ID= S e l f I D THEN
Array_Data [ d a t a . ID ] . F requency := d a t a . F requency ;
Ar ray_Data [ d a t a . ID ] . Ampl i tude := d a t a . Ampl i tude ;
Ar ray_Data [ d a t a . ID ] . Act ive_Power := d a t a . Act ive_Power ;
Ar ray_Data [ d a t a . ID ] . Reac t ive_Power := d a t a . Reac t ive_Power ;
Ar ray_Data [ d a t a . ID ] . F l ag := d a t a . F l ag ;
Ar ray_Data [ d a t a . ID ] . S e l f _ F l a g _ A c t i v a t i o n : = 1 ;
ELSE
Array_Data [ d a t a . ID ] . F requency := d a t a . F requency ;
Ar ray_Data [ d a t a . ID ] . Ampl i tude := d a t a . Ampl i tude ;
Ar ray_Data [ d a t a . ID ] . Act ive_Power := d a t a . Act ive_Power ;
Ar ray_Data [ d a t a . ID ] . Reac t ive_Power := d a t a . Reac t ive_Power ;
Ar ray_Data [ d a t a . ID ] . F l ag := d a t a . F l ag ;
END_IF
F_Read := Array_Data ;
FUNCTION F _ C o n t r o l I n i t i a l i z e : ST_Cont ro l_Data
VAR_INPUT
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END_VAR
VAR
END_VAR
F _ C o n t r o l I n i t i a l i z e . Average_Ampl i tude : = 0 ;
F _ C o n t r o l I n i t i a l i z e . Average_Frequency : = 0 ;
F _ C o n t r o l I n i t i a l i z e . E q u a l i z a t i o n _ P o w e r : = 0 ;
F _ C o n t r o l I n i t i a l i z e . Average_Power : = 0 ;
F _ C o n t r o l I n i t i a l i z e . Refe rence_Power : = 0 ;
FUNCTION F_Computa t ion : ST_Cont ro l_Data
VAR_INPUT
Outpu t_ impedance : BOOL;
I n v e r t e r _ D a t a : ARRAY[ 1 . . 2 0 ] OF S T _ I n v e r t e r _ D a t a ;
END_VAR
VAR_IN_OUT
END_VAR
VAR
L : INT ;
i : INT ;
Temporary_Frequency : REAL;
Temporary_Ampl i tude : REAL;
Temporary_Power : REAL;
Refe rence_Power : REAL;
END_VAR
(* V a r i a b i l i u t i l i a i f i n i d e l c a l c o l o .
L i n p a r t i c o l a r e i n d i c a i l numero d i i n v e r t e r c o l l e g a t i . * )
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L : = 0 ;
Temporary_Frequency : = 0 ;
Temporary_Ampl i tude : = 0 ;
Temporary_Power : = 0 ;
(* I l s e g u e n t e c i c l o FOR e f f e t t u a l a somma d i t u t t e l e f r e q u e n z e e l e ampiezze d e i v a r i i n v e r t e r . Se i l f l a g p o s t o a z e r o ( e q u i n d i l ’ i n v e r t e r ID−esimo s p e n t o ) non v i e n e f a t t o a l c u n a g g i o r n a m e n t o . * )
FOR i :=1 TO 20 DO
Temporary_Frequency := Temporary_Frequency + I n v e r t e r _ D a t a [ i ] . F requency * I n v e r t e r _ D a t a [ i ] . F l ag ;
Temporary_Ampl i tude := Temporary_Ampl i tude + I n v e r t e r _ D a t a [ i ] . Ampl i tude * I n v e r t e r _ D a t a [ i ] . F l ag ;
L:=L+ I n v e r t e r _ D a t a [ i ] . F l ag *1 ;
END_FOR
(*L ’ IF s e r v e a s c e g l i e r e l a p o t e n z a da c a l c o l a r e a seconda se l ’ impedenza d i u s c i t a r e s i s t i v a o i n d u t t i v a . Nel pr imo caso s i c a l c o l a l a somma d e l l e p o t e n z e a t t i v e , n e l secondo l a somma d e l l e p o t e n z e r e a t t i v e .
La p o t e n z a d e l l ’ i n v e r t e r S e l f I D non v i e n e t e n u t a i n c o n s i d e r a z i o n e n e l c a l c o l o e v i e n e i m p o s t a t a come f r e q u e n z a d i r i f e r i m e n t o * )
IF Outpu t_ impedance =0 THEN
FOR i :=1 TO 20 DO
(* In q u e s t a i s t r u z i o n e l a m o l t i p l i c a z i o n e p e r (1− I n v e r t e r _ D a t a [ i ] . S e l f _ F l a g ) s e r v e a non t e n e r e i n c o n s i d e r a z i o n e l ’ i n v e r t e r Se l f ID−esimo * )
Temporary_Power := Temporary_Power + I n v e r t e r _ D a t a [ i ] . Ac t ive_Power *(1− I n v e r t e r _ D a t a [ i ] . S e l f _ F l a g ) ;
END_FOR
Refe rence_Power := I n v e r t e r _ D a t a [ S e l f I D ] . Act ive_Power ;
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ELSE
FOR i :=1 TO 20 DO
(* In q u e s t a i s t r u z i o n e l a m o l t i p l i c a z i o n e p e r (1− I n v e r t e r _ D a t a [ i ] . S e l f _ F l a g ) s e r v e a non t e n e r e i n c o n s i d e r a z i o n e l ’ i n v e r t e r Se l f ID−esimo * )
Temporary_Power := Temporary_Power + I n v e r t e r _ D a t a [ i ] . Reac t ive_Power *(1− I n v e r t e r _ D a t a [ i ] . S e l f _ F l a g ) ;
END_FOR
Refe rence_Power := I n v e r t e r _ D a t a [ S e l f I D ] . Reac t ive_Power ;
END_IF
F_Computa t ion . Average_Frequency := Temporary_Frequency / L ;
F_Computa t ion . Average_Ampl i tude := Temporary_Ampl i tude / L ;
F_Computa t ion . E q u a l i z a t i o n _ P o w e r := Reference_Power−Temporary_Power / ( L−1);
F_Computa t ion . Refe rence_Power := Refe rence_Power ;
F_Computa t ion . Average_Power := Temporary_Power / ( L−1);
FUNCTION F _ D a t a I n i t i a l i z e : ARRAY[ 1 . . 2 0 ] OF S T _ I n v e r t e r _ D a t a
VAR_INPUT
END_VAR
VAR
i : INT ;
END_VAR
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FOR i :=1 TO 20 DO
F _ D a t a I n i t i a l i z e [ i ] . Ac t ive_Power : = 0 ;
F _ D a t a I n i t i a l i z e [ i ] . Ampl i tude : = 0 ;
F _ D a t a I n i t i a l i z e [ i ] . F l ag : = 0 ;
F _ D a t a I n i t i a l i z e [ i ] . F requency : = 0 ;
F _ D a t a I n i t i a l i z e [ i ] . ID : = 0 ;
F _ D a t a I n i t i a l i z e [ i ] . Reac t ive_Power : = 0 ;
F _ D a t a I n i t i a l i z e [ i ] . S e l f _ F l a g : = 0 ;
END_FOR
F _ D a t a I n i t i a l i z e [ S e l f I D ] . S e l f _ F l a g : = 1 ;
5.4 Read task
FUNCTION F_Read : ARRAY[ 1 . . 2 0 ] OF S T _ I n v e r t e r _ D a t a
VAR_INPUT
d a t a : S T _ I n v e r t e r _ D a t a ;
Ar ray_Data : ARRAY[ 1 . . 2 0 ] OF S T _ I n v e r t e r _ D a t a ;
END_VAR
VAR
END_VAR
(* Quando Read v i e n e ch iamato , s i a g g i o r n a l a s t r u t t u r a I n v e r t e r _ D a t a con i v a l o r i p r o v e n i e n t i d a l l ’ i n v e r t e r ID * )
IF d a t a . ID= S e l f I D THEN
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Array_Data [ d a t a . ID ] . F requency := d a t a . F requency ;
Ar ray_Data [ d a t a . ID ] . Ampl i tude := d a t a . Ampl i tude ;
Ar ray_Data [ d a t a . ID ] . Act ive_Power := d a t a . Act ive_Power ;
Ar ray_Data [ d a t a . ID ] . Reac t ive_Power := d a t a . Reac t ive_Power ;
Ar ray_Data [ d a t a . ID ] . F l ag := d a t a . F l ag ;
Ar ray_Data [ d a t a . ID ] . S e l f _ F l a g _ A c t i v a t i o n : = 1 ;
ELSE
Array_Data [ d a t a . ID ] . F requency := d a t a . F requency ;
Ar ray_Data [ d a t a . ID ] . Ampl i tude := d a t a . Ampl i tude ;
Ar ray_Data [ d a t a . ID ] . Act ive_Power := d a t a . Act ive_Power ;
Ar ray_Data [ d a t a . ID ] . Reac t ive_Power := d a t a . Reac t ive_Power ;
Ar ray_Data [ d a t a . ID ] . F l ag := d a t a . F l ag ;
END_IF
F_Read := Array_Data ;
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